Re: Draft 4 Correction: Syntax 17-13 PLA Modeling System Task

From: Steven Sharp (sharp@cadence.com)
Date: Wed Feb 09 2000 - 16:44:19 PST

• Next message: Steven Sharp: "Re: Verilog 2000 attributes"
• Previous message: James A. Markevitch: "Verilog 2000 attributes"
• Maybe in reply to: Shalom Bresticker: "Draft 4 Correction: Syntax 17-13 PLA Modeling System Task"
• Next in thread: Shalom Bresticker: "Re: Draft 4 Correction: Syntax 17-13 PLA Modeling System Task"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Content-MD5: AAAAAAAAAAAAAAAAAAAAAA==
X-Sun-Data-Type: text

Content-Type: application/octet-stream; name=Attachment
Content-Transfer-Encoding: 7bit
Content-MD5: BLr1Z9b4vba91fK4rNislA==
Content-Description: Attachment
Content-Disposition: attachment; filename=Attachment

Attachment Converted: "C:\Documents and Settings\stefen\Application Data\Qualcomm\Eudora\Attachment"

• Next message: Steven Sharp: "Re: Verilog 2000 attributes"
• Previous message: James A. Markevitch: "Verilog 2000 attributes"
• Maybe in reply to: Shalom Bresticker: "Draft 4 Correction: Syntax 17-13 PLA Modeling System Task"
• Next in thread: Shalom Bresticker: "Re: Draft 4 Correction: Syntax 17-13 PLA Modeling System Task"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.4 : Mon Jul 08 2002 - 12:54:11 PDT and
sponsored by Boyd Technology, Inc.